Global SPACING Constraint (Technical Report)
نویسندگان
چکیده
We propose a new global SPACING constraint that is useful in modeling events that are distributed over time, like learning units scheduled over a study program or repeated patterns in music compositions. First, we investigate theoretical properties of the constraint and identify tractable special cases. We propose efficient DC filtering algorithms for these cases. Then, we experimentally evaluate performance of the proposed algorithms on a music composition problem and demonstrate that our filtering algorithms outperform the state-of-the-art approach for solving this problem.
منابع مشابه
Solution counts , e - lab technical report - September 2007
General purpose search strategies have been recently proposed for Constraint Programming, outperforming the classical minDom1 or dom/deg2 criteria. In particular [1] introduce the dom/wdeg heuristic, weighting each constraint by the number of failures (backtrack) it caused in the search tree and [3] defines the impact based search strategy guiding search by an estimation of the reduction of the...
متن کاملA Pragmatic Approach to Superwarfarin Intoxication in a Resource Constraint Setting; a Case Report
متن کامل
Defining Pathways and Trade-offs Toward Universal Health Coverage; Comment on “Ethical Perspective: Five Unacceptable Trade-offs on the Path to Universal Health Coverage”
The World Health Organization’s (WHO’s) World Health Report 2010, “Health systems financing, the path to universal coverage,” promoted universal health coverage (UHC) as an aspirational objective for country health systems. Yet, in addition to the dimensions of services and coverage, distribution of coverage in the population, and financial risk protection highlighted by the report, the conside...
متن کاملSimultaneous Wire Sizing and Wire Spacing in Post-Layout Performance Optimization
In this paper, we study the wire sizing and wire spacing problem for post-layout performance optimization under Elmore delay model. Both ground capacitance and coupled capacitance in a wire are included in interconnect delay calculation. Combined with general ASIC design flow, we construct section constraint graph in each routing region and use the graph to guide segment sizing and spacing. By ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- CoRR
دوره abs/1303.6107 شماره
صفحات -
تاریخ انتشار 2013